



# Dual-Core Intel® Xeon® Processor LV

## Specification Update

---

*May 2006*

**Notice:** The Dual-Core Intel® Xeon® processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are documented in this specification update.

Document Number: 311392 -002



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to Dual-Core Intel® Xeon® processor LV specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Dual-Core Intel® Xeon® processor LV may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel® Virtualization Technology requires a computer system with a processor, chipset, BIOS, virtual machine monitor (VMM) and applications enabled for VT. Functionality, performance or other VT benefit will vary depending on hardware and software configurations. VT-enabled BIOS and VMM applications are currently in development.

Intel, Intel Core, Celeron, Pentium, Intel Xeon, Intel SpeedStep and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2005—2006, Intel Corporation. All rights reserved.



# Contents

---

Revision History ..... 4

Preface ..... 5

Summary Tables of Changes ..... 7

Identification Information ..... 12

Errata ..... 14

Specification Changes ..... 31

Specification Clarifications ..... 32

Documentation Changes ..... 33

# Revision History

---

Revision	Description	Date
-001	<ul style="list-style-type: none"> <li>Initial Release</li> </ul>	March 2006
-002	<ul style="list-style-type: none"> <li>AF3 – change status to ‘Plan Fix’</li> <li>AF4 – Problem, implication, workaround changed.</li> <li>AF9 – Problem statement change, status updated - ‘No Fix’</li> <li>AF14 – SDM reference line deleted in problem statement</li> <li>AF28 – Title, problem, implication sections changed (substituted ‘retired’ with ‘executed’ and even id to CFH)</li> <li>Added new Errata AF47</li> <li>Added new Errata AF48</li> <li>Added new Errata AF49</li> <li>Added new Errata AF50</li> <li>Added new Errata AF51</li> <li>Added new Errata AF52</li> <li>Added new Errata AF53</li> </ul>	May 2006

§



## Preface

---

This document is an update to the specifications contained in the documents listed in the following Affected Documents/Related Documents table. It is a compilation of device and document errata and specification clarifications and changes, and is intended for hardware system manufacturers and for software developers of applications, operating systems, and tools.

Information types defined in the Nomenclature section of this document are consolidated into this update document and are no longer published in other documents. This document may also contain information that has not been previously published.

### Affected Documents

Document Title	Document Number/Location
<i>Dual-Core Intel® Xeon® Processor LV Datasheet</i>	<a href="#">311391</a>

### Related Documents

Document Title	Document Number/Location
<i>Intel® Core® Duo Processor and Intel® Core® Solo Processor on 65 nm Process Specification Update – NDA</i>	<a href="#">309222</a>
<i>Embedded Voltage Regulator-Down (EmVRD) 11.0 Design Guidelines for Embedded Implementations Supporting PGA478</i>	<a href="#">311395</a>
<i>IA-32 Intel® Architecture Software Developer's Manual, Volume 1: Basic Architecture</i>	<a href="#">253665</a>
<i>IA-32 Intel® Architecture Software Developer's Manual, Volume 2A: Instruction Set Reference, A-M</i>	<a href="#">253666</a>
<i>IA-32 Intel® Architecture Software Developer's Manual, Volume 2B: Instruction Set Reference, N-Z</i>	<a href="#">253667</a>
<i>IA-32 Intel® Architecture Software Developer's Manual, Volume 3A: System Programming Guide</i>	<a href="#">253668</a>
<i>IA-32 Intel® Architecture Software Developer's Manual, Volume 3B: System Programming Guide</i>	<a href="#">253669</a>
<i>IA-32 Intel® Architecture Optimization Reference Manual</i>	<a href="#">248966</a>

## Nomenclature

**S-Spec Number** is a five-digit code used to identify products. Products are differentiated by their unique characteristics (e.g., core speed, L2 cache size, package type, etc.) as described in the processor identification information table. Care should be taken to read all notes associated with each S-Spec number

**Errata** are design defects or errors. Errata may cause the Dual-Core Intel® Xeon® processor LV behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

**Specification Changes** are modifications to the current published specifications. These changes will be incorporated in the next release of the specifications.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in the next release of the specifications.

**Documentation Changes** include typos, errors, or omissions from the current published specifications. These changes will be incorporated in the next release of the specifications.

**Note:** Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).

§

# Summary Tables of Changes

---

The following table indicates the Specification Changes, Errata, Specification Clarifications or Documentation Changes, which apply to the listed MCH steppings. Intel intends to fix some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or Specification Changes as noted. This table uses the following notations:

## Codes Used in Summary Table

### Stepping

X: Erratum, Specification Change or Clarification that applies to this stepping.

(No mark) or (Blank Box): This erratum is fixed in listed stepping or specification change does not apply to listed stepping.

### Status

Doc:	Document change or update that will be implemented.
Plan Fix:	This erratum may be fixed in a future stepping of the product.
Fixed:	This erratum has been previously fixed.
No Fix:	There are no plans to fix this erratum.
Shaded:	This item is either new or modified from the previous version of the document.

**Note:** Each Specification Update item is prefixed with a capital letter to distinguish the product. The key below details the letters that are used in Intel's microprocessor Specification Updates:

- A = Intel® Pentium® II processor
- B = Mobile Intel® Pentium® II processor
- C = Intel® Celeron® processor
- D = Dual-Core Intel® Xeon™ Processor 2.80 GHz
- E = Intel® Pentium® III processor
- F = Intel® Pentium® processor Extreme Edition and Intel® Pentium® D processor
- G = Intel® Pentium® III Xeon™ processor
- H = Mobile Intel® Celeron® processor at 466 MHz, 433 MHz, 400 MHz, 366 MHz, 333 MHz, 300 MHz, and 266 MHz
- J = 64-bit Intel® Xeon™ processor MP with 1MB L2 Cache
- K = Mobile Intel® Pentium® III Processor – M
- L = Intel® Celeron® D processor
- M = Mobile Intel® Celeron® processor
- N = Intel® Pentium® 4 processor
- O = Intel® Xeon™ processor MP
- P = Intel® Xeon™ processor
- Q = Mobile Intel® Pentium® 4 processor supporting Hyper-Threading Technology on 90-nm process technology
- R = Intel® Pentium® 4 processor on 90 nm process
- S = 64-bit Intel® Xeon™ processor with 800 MHz system bus
- T = Mobile Intel® Pentium® 4 processor – M
- U = Unannounced 64-bit Intel® Xeon™ processor MP
- V = Mobile Intel® Celeron® processor on 0.13 micron process in micro-FCPGA package
- W = Intel® Celeron® M processor
- X = Intel® Pentium® M processor on 90 nm process with 2-MB L2 cache
- Y = Intel® Pentium® M processor
- Z = Mobile Intel® Pentium® 4 processor with 533 MHz system bus
- AA = Intel® Pentium® processor Extreme Edition and Intel® Pentium® D processor on 65 nm process
- AB = Intel® Pentium® 4 processor on 65 nm process
- AC = Intel® Celeron® Processor in 478 Pin Package
- AD = Intel(R) Celeron(R) D processor on 65nm process
- AE = Intel® Core™ Duo processor and Intel® Core™ Solo processor on 65 nm process
- AF = Dual-Core Intel® Xeon® processor LV

Number	Stepping	Plans	ERRATA
	C0		
AF1	X	No Fix	FST Instruction with Numeric and Null Segment Exceptions May Cause General Protection Faults to Be Missed and FP Linear Address (FLA) Mismatch
AF2	X	No Fix	Code Segment Limit Violation May Occur on 4-Byte Limit Check
AF3	X	Plan Fix	POPF and POPFD Instructions That Set the Trap Flag Bit May Cause Unpredictable Processor Behavior
AF4	X	No Fix	REP MOVSB Operation in Fast String Mode Continues in That Mode When Crossing Into a Page with a Different Memory Type
AF5	X	No Fix	Memory Aliasing with Inconsistent A and D Bits May Cause Processor Deadlock
AF6	X	No Fix	VM Bit Will Be Cleared on a Double Fault Handler



Number	Stepping	Plans	ERRATA
	C0		
AF7	X	No Fix	Page with PAT (Page Attribute Table) Set to USWC (Uncacheable Speculative Write Combine) While Associated MTRR (Memory Type Range Register) Is UC (Uncacheable) May Consolidate to UC
AF8	X	No Fix	FPU Operand Pointer May Not be Cleared Following FINIT/FNINIT
AF9	X	No Fix	LTR Instruction May Result in Unexpected Behavior
AF10	X	No Fix	Invalid Entries in Page-Directory-Pointer-Table Register (PDPTR) May Cause General Protection (#GP) Exception if the Reserved Bits are Set to One
AF11	X	No Fix	VMCALL When Executed during VMX Root Operation while CPL > 0 May Not Generate #GP Fault
AF12	X	No Fix	FP Inexact-Result Exception Flag May Not be Set
AF13	X	No Fix	A Locked Data Access that Spans Across Two Pages May Cause the System to Hang
AF14	X	No Fix	MOV With Debug Register Causes Debug Exception
AF15	X	No Fix	INIT Does Not Clear Global Entries in the TLB
AF16	X	No Fix	Use of Memory Aliasing with Inconsistent Memory Type May Cause System Hang
AF17	X	No Fix	Machine Check Exception May Occur When Interleaving Code between Different Memory Types
AF18	X	No Fix	Data Prefetch Event Monitor (EMON) Events Can only be Enabled on a Single Core
AF19	X	No Fix	LOCK# Asserted During a Special Cycle Shutdown Transaction May Unexpectedly De-assert
AF20	X	No Fix	Disable Execution-Disable Bit (IA32_MISC_ENABLES [34]) is Shared Between Cores
AF21	X	No Fix	Last Branch Records (LBR) Updates May be Incorrect After a Task Switch
AF22	X	No Fix	Address Reported by Machine-Check Architecture (MCA) on Single-bit L2 ECC Errors May be Incorrect
AF23	X	No Fix	Disabling of Single-step On Branch Operation May be Delayed following a POPFD Instruction
AF24	X	No Fix	Performance Monitoring Counters that Count External Bus Events May Report Incorrect Values after Processor Power State Transitions
AF25	X	No Fix	VERW/VERR/LSL/LAR Instructions May Unexpectedly Update the Last Exception Record (LER) MSR
AF26	X	Plan Fix	General Protection (#GP) Fault May Not Be Signaled On Data Segment Limit Violation Above 4G Limit
AF27	X	No Fix	Performance Monitoring Events for Retired Floating Point Operations (C1h) May Not be Accurate
AF28	X	No Fix	DR3 Address Match on MOVD/MOVB/MOVBQ/MOVBNTQ Memory Store Instruction May Incorrectly Increment Performance Monitoring Count for Saturating SIMD Instructions Retired (Event CFH)
AF29	X	No Fix	Global Pages in the Data Translation Look-Aside Buffer (DTLB) May Not be Flushed by RSM instruction before Restoring the Architectural State from SMRAM

Number	Stepping	Plans	ERRATA
	C0		
AF30	X	No Fix	Data Breakpoint/Single Step on MOV SS/POP SS May be Lost after Entry into SMM
AF31	X	No Fix	CS Limit Violation on RSM May be Serviced before Higher Priority Interrupts/Exceptions
AF32	X	Plan Fix	Hardware Prefetch Performance Monitoring Events May be Counted Inaccurately
AF33	X	No Fix	Pending x87 FPU Exceptions (#MF) Following STI May Be Serviced Before Higher Priority Interrupts
AF34	X	Plan Fix	CPU_CLK_UNHALTED Performance Monitoring Event (3CH) Counts Clocks when the Processor is in the C1/C2 Processor Power States
AF35	X	No Fix	The Processor May Report a #TS Instead of a #GP Fault
AF36	X	No Fix	BTS Message May be Lost When the STPCLK# Signal is Active
AF37	X	No Fix	Certain Performance Monitoring Counters Related to Bus, L2 Cache and Power Management are Inaccurate
AF38	X	No Fix	A Write to an APIC Register Sometimes May Appear to Have Not Occurred
AF39	X	No Fix	IO_SMI Indication in SMRAM State Save Area May be Set Incorrectly
AF40	X	Plan Fix	IO_SMI Indication in SMRAM State Save Area May be Lost
AF41	X	No Fix	Logical Processors May Not Detect Write-Back (WB) Memory Writes
AF42	X	No Fix	Last Exception Record (LER) MSRs May be Incorrectly Updated
AF43	X	No Fix	At a 7:1 Core Frequency to Bus Clock Ratio, the Processor May Livelock when Sending an EOI to MSI Interrupt
AF44	X	No Fix	SYSENTER/SYSEXIT Instructions Can Implicitly Load "Null Segment Selector" to SS and CS Registers
AF45	X	No Fix	Simultaneous Access to the Same Page Table Entries by both Cores May Lead to Unexpected Processor Behavior
AF46	X	No Fix	Writing the Local Vector Table (LVT) when an Interrupt is Pending May Cause an Unexpected Interrupt
AF47	X	No Fix	Using 2M/4M Pages When A20M# Is Asserted May Result in Incorrect Address Translations
AF48	X	No Fix	Counter Enable bit [22] of IA32_CR_PerfEvtSel0 and IA32_CR_PerfEvtSel1 Do Not Comply with PerfMon (Architectural Performance Monitoring) Specification
AF49	X	No Fix	Premature Execution of a Load Operation Prior to Exception Handler Invocation
AF50	X	No Fix	Performance Monitoring Events for Retired Instructions (C0H) May Not Be Accurate
AF51	X	No Fix	#GP Fault is NOT Generated on Writing IA32_MISC_ENABLE[34] When Execute Disable (XD) is Not Supported
AF52	X	No Fix	Update of Read/Write (R/W) or User/Supervisor (U/S) bits without TLB Shutdown May Cause Unexpected Processor Behavior.
AF53	X	No Fix	SSE/SSE2 Streaming Store Resulting in a Self-Modifying Code (SMC) Event May Cause Unexpected Behavior



Number	SPECIFICATION CHANGES
	There are no Specification Changes in this Specification Update revision.

Number	SPECIFICATION CLARIFICATIONS
	There are no Specification Clarifications in this Specification Update revision.

Number	DOCUMENTATION CHANGES
	There are no Documentation Changes in this Specification Update revision.

§

# Identification Information

## Component Identification via Programming Interface

The Dual-Core Intel® Xeon® processor LV stepping can be identified by the following register contents:

Family <sup>1</sup>	Model <sup>2</sup>
0110	1110


### NOTES:

1. The family corresponds to bit [11:8] of the EDX register after RESET, bits [11:8] of the EAX register after the CUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through Boundary Scan.
2. The family corresponds to bit [7:4] of the EDX register after RESET, bits [7:4] of the EAX register after the CUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through Boundary Scan.

Cache and TLB descriptor parameters are provided in the EAX, EBX, ECX, and EDX registers after the CUID instruction is executed with a 2 in the EAX register. Refer to the *Intel Processor Identification and the CUID Instruction Application Note* (AP-485) and the latest *Sossasman BIOS Writer's Guide* for further information on the CUID instruction.

## Component Marking Information

Figure 1. Dual-Core Intel® Xeon® Processor LV (Micro-FCPGA) S-Spec Markings





**Table 1. Dual-Core Intel® Xeon® Processor LV Identification Information**

QDF/S-SPEC#	FSB Speed	Package	Stepping	CPUID	Speed HFM/LFM (GHz)	VID HFM/LFM (Volts)
SL98Q	667 MHz	Micro-FCPGA	C-0	06E8h	1.66/1.00	1.1125 – 1.2/ 0.825 – 1.1 <sup>1</sup>
SL8WT	667 MHz	Micro-FCPGA	C-0	06E8h	2.00/1.00	1.1125 – 1.2/ 0.825 – 1.1 <sup>1</sup>

**NOTES:** (1) Optimized VID (OVID) range. Individual processor VID values may be calibrated during manufacturing such that two devices at the same speed may have different VID settings.

# Errata

---

## **AF1. FST Instruction with Numeric and Null Segment Exceptions May Cause General Protection Faults to Be Missed and FP Linear Address (FLA) Mismatch**

**Problem:** FST instruction combined with numeric and null segment exceptions may cause General Protection Faults to be missed and FP Linear Address (FLA) mismatch.

**Implication:** This is a rare condition that may result in a system hang. Intel has not observed this erratum with any commercially available software, or system.

**Workaround:** None.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

## **AF2. Code Segment Limit Violation May Occur on 4 Gbyte Limit Check**

**Problem:** Code Segment limit violation may occur on 4 Gbyte limit check when the code stream wraps around in a way that one instruction ends at the last byte of the segment and the next instruction begins at 0x0.

**Implication:** This is a rare condition that may result in a system hang. Intel has not observed this erratum with any commercially available software, or system.

**Workaround:** Avoid code that wraps around segment limit.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

## **AF3. POPF and POPFD Instructions That Set the Trap Flag Bit May Cause Unpredictable Processor Behavior**

**Problem:** In some rare cases, POPF and POPFD instructions that set the Trap Flag (TF) bit in the EFLAGS register (causing the processor to enter Single-Step mode) may cause unpredictable processor behavior.

**Implication:** Single-Step operation is typically enabled during software debug activities, not during normal system operation.

**Workaround:** There is no workaround for Single-Step operation in commercially available software. For debug activities on custom software the POPF and POPFD instructions could be immediately followed by a NOP instruction to facilitate correct execution.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF4. REP MOVS Operation in Fast String Mode Continues in That Mode When Crossing into a Page with a Different Memory Type**

**Problem:** When performing a "REP MOVS" instruction on WB or WC memory type the processor normally operates in the fast string move mode. Due to this erratum a "REP MOVS" instruction continues to be handled in fast mode when the string operation crosses a page boundary from a WB or WC memory type into one of the following memory types: UC, WP, and WT

**Implication:** When in fast string mode and next page memory type is changed to:

- 1) UC the data size of each write is always 8 bytes, as opposed to the original data size.
- 2) WT there may be a memory ordering violation.
- 3) WP the data size of each write is always 8 bytes, as opposed to the original data size and there may be a memory ordering violation.

**Workaround:** Software should avoid crossing page boundaries from WB or WC memory type to UC,WT or WP memory type within a single "REP MOVS" instruction.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF5. Memory Aliasing with Inconsistent A and D Bits May Cause Processor Deadlock**

**Problem:** In the event that software implements memory aliasing by having two Page Directory Entries (PDEs) point to a common Page Table Entry (PTE) and the Accessed and Dirty bits for the two PDEs are allowed to become inconsistent the processor may become deadlocked.

**Implication:** This erratum has not been observed with commercially available software.

**Workaround:** Software that needs to implement memory aliasing in this way should manage the consistency of the Accessed and Dirty bits.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF6. VM Bit Will Be Cleared on a Double Fault Handler**

**Problem:** Following a task switch to a Double Fault Handler that was initiated while the processor was in virtual-8086 (VM86) mode, the VM bit will be incorrectly cleared in EFLAGS.

**Implication:** When the OS recovers from the double fault handler, the processor will no longer be in VM86 mode.

**Workaround:** None.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF7. Page with PAT (Page Attribute Table) Set to USWC (Uncacheable Speculative Write Combine) While Associated MTRR (Memory Type Range Register) Is UC (Uncacheable) May Consolidate to UC**

**Problem:** A page whose PAT memory type is USWC while the relevant MTRR memory type is UC, the consolidated memory type may be treated as UC (rather than WC as specified in *IA-32 Intel® Architecture Software Developer's Manual*).

**Implication:** When this erratum occurs, the memory page may be as UC (rather than WC). This may have a negative performance impact.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

## **AF8. FPU Operand Pointer May Not be Cleared Following FINIT/FNINIT**

- Problem:** Initializing the floating point state with either FINIT or FNINIT, may not clear the x87 FPU Operand (Data) Pointer Offset and the x87 FPU Operand (Data) Pointer Selector (both fields form the FPUDataPointer). Saving the floating point environment with FSTENV, FNSTENV, or floating point state with FSAVE, FNSAVE or FXSAVE before an intervening FP instruction may save uninitialized values for the FPUDataPointer.
- Implication:** When this erratum occurs, the values for FPUDataPointer in the saved floating point image or floating point environment structure may appear to be random values. Executing any non-control FP instruction with memory operand will initialize the FPUDataPointer. Intel has not observed this erratum with any commercially available software.
- Workaround:** After initialization, do not expect the FPUDataPointer in a floating point state or floating point environment saved memory image to be correct, until at least one non-control FP instruction with a memory operand has been executed.
- Status:** For the steppings affected, see the [Summary Tables of Changes](#).

## **AF9. LTR Instruction May Result in Unexpected Behavior**

- Problem:** Under certain circumstances an LTR (Load Task Register) instruction may result in an unexpected behavior if all the following conditions are met:
1. Invalid data selector of the TR (Task Register) resulting with either #GP (General Protection Fault) or #NP (Segment Not Present Fault).
  2. GDT (Global Descriptor Table) is not 8-bytes aligned.
- Implication:** If all conditions have been met then under certain circumstances LTR instruction may result in system hang, memory corruption or other unexpected behavior. This erratum has not been observed in commercial operating systems or software.
- Workaround:** Operating system software should align GDT to 8-bytes, as recommended in the Software Developer's Manual section "Segment Descriptor Tables". For performance reasons, GDT is typically aligned to 8-bytes.
- Status:** For the steppings affected, see the [Summary Tables of Changes](#).

## **AF10. Invalid Entries in Page-Directory-Pointer-Table Register (PDPTR) May Cause General Protection (#GP) Exception If the Reserved Bits Are Set to One**

- Problem:** Invalid entries in the Page-Directory-Pointer-Table Register (PDPTR) that have the reserved bits set to one may cause a General Protection (#GP) exception.
- Implication:** Intel has not observed this erratum with any commercially available software.
- Workaround:** Do not set the reserved bits to one when PDPTR entries are invalid.
- Status:** For the steppings affected, see the [Summary Tables of Changes](#).





**AF11. VMCALL When Executed during VMX Root Operation while CPL > 0 May Not Generate #GP Fault**

**Problem:** If VMCALL is executed during VMX root operation with CPL > 0, the expected behavior is for the processor to generate a General Protection Fault (#GP). Due to this erratum, the #GP fault may not be generated.

**Implication:** VM Monitor code running with CPL > 0 may not generate #GP fault on VMCALL, but still will behave as if VM Exit had occurred.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

**AF12. FP Inexact-Result Exception Flag May Not be Set**

**Problem:** When the result of a floating-point operation is not exactly representable in the destination format (1/3 in binary form, for example), an inexact-result (precision) exception occurs. When this occurs, the PE bit (bit 5 of the FPU status word) is normally set by the processor. Under certain rare conditions, this bit may not be set when this rounding occurs. However, other actions taken by the processor (invoking the software exception handler if the exception is unmasked) are not affected. This erratum can only occur if the floating-point operation which causes the precision exception is immediately followed by one of the following instructions:

- FST m32real
- FST m64real
- FSTP m32real
- FSTP m64real
- FSTP m80real
- FIST m16int
- FIST m32int
- FISTP m16int
- FISTP m32int
- FISTP m64int

Note that even if this combination of instructions is encountered, there is also a dependency on the internal pipelining and execution state of both instructions in the processor.

**Implication:** Inexact-result exceptions are commonly masked or ignored by applications, as it happens frequently, and produces a rounded result acceptable to most applications. The PE bit of the FPU status word may not always be set upon receiving an inexact-result exception. Thus, if these exceptions are unmasked, a floating-point error exception handler may not recognize that a precision exception occurred. Note that this is a “sticky” bit, i.e., once set by an inexact-result condition, it remains set until cleared by software.

**Workaround:** This condition can be avoided by inserting two non-floating-point instructions between the two floating-point instructions.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

### **AF13. A Locked Data Access that Spans Across Two Pages May Cause the System to Hang**

**Problem:** An instruction with lock data access that spans across two pages may, given some rare internal conditions, hang the system.

**Implication:** When this erratum occurs, the system may hang. Intel has not observed this erratum with any commercially available software or system.

**Workaround:** A locked data access should always be aligned.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

### **AF14. MOV With Debug Register Causes Debug Exception**

**Problem:** When in V86 mode, if a MOV instruction is executed on debug registers, a general-protection exception (#GP) should be generated. However, in the case when the general detect enable flag (GD) bit is set, the observed behavior is that a debug exception (#DB) is generated instead.

**Implication:** With debug-register protection enabled (i.e., the GD bit set), when attempting to execute a MOV on debug registers in V86 mode, a debug exception will be generated instead of the expected general-protection fault.

**Workaround:** In general, operating systems do not set the GD bit when they are in V86 mode. The GD bit is generally set and used by debuggers. The debug exception handler should check that the exception did not occur in V86 mode before continuing. If the exception did occur in V86 mode, the exception may be directed to the general-protection exception handler.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

### **AF15. INIT Does Not Clear Global Entries in the TLB**

**Problem:** INIT may not flush a TLB entry when:

1. The processor is in protected mode with paging enabled and the page global enable flag is set (PGE bit of CR4 register)
2. G bit for the page table entry is set
3. TLB entry is present in TLB when INIT occurs.

**Implication:** Software may encounter unexpected page fault or incorrect address translation due to a TLB entry erroneously left in TLB after INIT.

**Workaround:** Write to CR3, CR4 or CR0 registers before writing to memory early in BIOS code to clear all the global entries from TLB.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

## **AF16. Use of Memory Aliasing with Inconsistent Memory Type May Cause System Hang**

**Problem:** Software that implements memory aliasing by having more than one linear addresses mapped to the same physical page with different cache types may cause the system to hang. This would occur if one of the addresses is non-cacheable used in code segment and the other a cacheable address. If the cacheable address finds its way in instruction cache, and non-cacheable address is fetched in IFU, the processor may invalidate the non-cacheable address from the fetch unit. Any micro-architectural event that causes instruction restart will expect this instruction to still be in fetch unit and lack of it will cause system hang.

**Implication:** This erratum has not been observed with commercially available software.

**Workaround:** Although it is possible to have a single physical page mapped by two different linear addresses with different memory types, Intel has strongly discouraged this practice as it may lead to undefined results. Software that needs to implement memory aliasing should manage the memory type consistency.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

## **AF17. Machine Check Exception May Occur When Interleaving Code between Different Memory Types**

**Problem:** A small window of opportunity exists where code fetches interleaved between different memory types may cause a machine check exception. A complex set of micro-architectural boundary conditions is required to expose this window.

**Implication:** Interleaved instruction fetches between different memory types may result in a machine check exception. The system may hang if machine check exceptions are disabled. Intel has not observed the occurrence of this erratum while running commercially available applications or operating systems.

**Workaround:** Software can avoid this erratum by placing a serializing instruction between code fetches between different memory types.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

## **AF18. Data Prefetch Event Monitor (EMON) Events Can Only be Enabled on a Single Core**

**Problem:** Current implementation of Data Prefetch EMON events allow counting only for a single core at a time.

**Implication:** Dual-core support for counting Data Prefetch EMON events is not currently available.

**Workaround:** Software should enable Data Prefetch EMON events on one core at a time.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

## **AF19. LOCK# Asserted During a Special Cycle Shutdown Transaction May Unexpectedly De-assert**

**Problem:** During a processor shutdown transaction, when LOCK# is asserted and if a DEFER# is received during a snoop phase and the Locked transaction is pipelined on the front side bus (FSB), LOCK# may unexpectedly de-assert.

**Implication:** When this erratum occurs, the system may hang during shutdown. Intel has not observed this erratum with any commercially available systems or software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF20. Disable Execution-Disable Bit (IA32\_MISC\_ENABLES [34]) Is Shared between Cores**

**Problem:** The bit 34 of the IA32\_MISC\_ENABLES Model Specific Register (MSR) is shared between the execution cores.

**Implication:** Both cores will operate according to the shared value of bit IA32\_MISC\_ENABLES [34].

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF21. Last Branch Records (LBR) Updates May be Incorrect after a Task Switch**

**Problem:** A Task-State Segment (TSS) task switch may incorrectly set the LBR\_FROM value to the LBR\_TO value.

**Implication:** The LBR\_FROM will have the incorrect address of the Branch Instruction.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF22. Address Reported by Machine-Check Architecture (MCA) on Single-bit L2 ECC Errors May be Incorrect**

**Problem:** When correctable single-bit ECC errors occur in the L2 cache the address is logged in the MCA address register (MCI\_ADDR). Under some scenarios, the address reported may be incorrect.

**Implication:** Software should not rely on the value reported in MCI\_ADDR, for Single-bit L2 ECC errors

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF23. Disabling of Single-step On Branch Operation May be Delayed following a POPFD Instruction**

**Problem:** Disabling of Single-step On Branch Operation may be delayed, if the following conditions are met:

1. “Single Step On Branch Mode” is enabled (DebugCtlMSR.BTF and EFLAGS.TF are set)
2. POPFD used to clear EFLAGS.TF
3. A jump instruction (JMP, Jcc, etc.) is executed immediately after POPFD

**Implication:** Single-step On Branch mode may remain in effect for one instruction after the POPFD instruction disables it by clearing the EFLAGS.TF bit.

**Workaround:** There is no workaround for Single-Step operation in commercially available software. The workaround for custom software is to execute at least one instruction following POPFD before issuing a JMP instruction.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).



**AF24. Performance Monitoring Counters That Count External Bus Events May Report Incorrect Values after Processor Power State Transitions**

**Problem:** Performance monitoring counters that count external bus events operate when the processor is in the Active state (C0). If a processor transitions to a new power state, these Performance monitoring counters will stop counting, even if the event being counted remains active.

**Implication:** After transitioning between processor power states, software may observe incorrect counts in Performance monitoring counters that count external bus events.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

**AF25. VERW/VERR/LSL/LAR Instructions May Unexpectedly Update the Last Exception Record (LER) MSR**

**Problem:** The LER MSR may be unexpectedly updated, if the resultant value of the Zero Flag (ZF) is zero after executing the following instructions:

1. VERR (ZF=0 indicates unsuccessful segment read verification)
2. VERW (ZF=0 indicates unsuccessful segment write verification)
3. LAR (ZF=0 indicates unsuccessful access rights load)
4. LSL (ZF=0 indicates unsuccessful segment limit load)

**Implication:** The value of the LER MSR may be inaccurate if VERW/VERR/LSL/LAR instructions are executed after the occurrence of an exception.

**Workaround:** Software exception handlers that rely on the LER MSR value should read the LER MSR before executing VERW/VERR/LSL/LAR instructions.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

**AF26. General Protection (#GP) Fault May Not Be Signaled on Data Segment Limit Violation above 4-G Limit**

**Problem:** Memory accesses to flat data segments (base = 00000000h) that occur above the 4G limit (0ffffffffh) may not signal a #GP fault.

**Implication:** When such memory accesses occur, the system may not issue a #GP fault.

**Workaround:** Software should ensure that memory accesses do not occur above the 4G limit (0ffffffffh).

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

**AF27. Performance Monitoring Events for Retired Floating Point Operations (C1h) May Not Be Accurate**

**Problem:** Performance monitoring events that count retired floating point operations may be too high.

**Implication:** The Performance Monitoring Event may have an inaccurate count.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

**AF28. DR3 Address Match on MOVD/MOVQ/MOVNTQ Memory Store Instruction May Incorrectly Increment Performance Monitoring Count for Saturating SIMD Instructions Retired (Event CFH)**

**Problem:** Performance monitoring for Event CFH normally increments on saturating SIMD instruction retired. Regardless of DR7 programming, if the linear address of a retiring memory store MOVD/MOVQ/MOVNTQ instruction executed matches the address in DR3, the CFH counter may be incorrectly incremented.

**Implication:** The value observed for performance monitoring count for saturating SIMD instructions retired may be too high. The size of the error is dependent on the number of occurrences of the conditions described above, while the counter is active.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

**AF29. Global Pages in the Data Translation Look-Aside Buffer (DTLB) May Not be Flushed by RSM instruction before Restoring the Architectural State from SMRAM**

**Problem:** The Resume from System Management Mode (RSM) instruction does not flush global pages from the Data Translation Look-Aside Buffer (DTLB) prior to reloading the saved architectural state.

**Implication:** If SMM turns on paging with global paging enabled and then maps any of linear addresses of SMRAM using global pages, RSM may load data from the wrong location.

**Workaround:** Do not use global pages in System Management Mode.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

**AF30. Data Breakpoint/Single Step on MOV SS/POP SS May Be Lost after Entry into SMM**

**Problem:** Data Breakpoint/Single Step exceptions are normally blocked for one instruction following MOV SS/POP SS instructions. Immediately after executing these instructions, if the processor enters SMM (System Management Mode), upon RSM (resume from SMM) operation, normal processing of Data Breakpoint/Single Step exceptions is restored.

Because of this erratum, Data Breakpoints/Single step exceptions on MOVSS/POPSS instructions may be lost under one of the following conditions.

1. Following SMM entry and after RSM, the next instruction to be executed is HLT or MWAIT
2. SMM entry after executing MOV SS/POP SS is the result of executing an I/O instruction that triggers a synchronous SMI (System Management Interrupt).

**Implication:** Data Breakpoints/Single step operation on MOV SS/POP SS instructions may be unreliable in the presence of SMIs.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).



**AF31. CS Limit Violation on RSM May Be Serviced before Higher Priority Interrupts/Exceptions**

**Problem:** When the processor encounters a CS (Code Segment) limit violation, a #GP (General Protection Exception) fault is generated after all higher priority Interrupts and exceptions are serviced. Because of this erratum, if RSM (Resume from System Management Mode) returns to execution flow where a CS limit violation occurs, the #GP fault may be serviced before a higher priority Interrupt or Exception (e.g. NMI (Non-Maskable Interrupt), Debug break(#DB), Machine Check (#MC), etc).

**Implication:** Operating systems may observe a #GP fault being serviced before higher priority interrupts and Exceptions.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

**AF32. Hardware Prefetch Performance Monitoring Events May Be Counted Inaccurately**

**Problem:** Hardware prefetch activity is not accurately reflected in the hardware prefetch performance monitoring.

**Implication:** This erratum may cause inaccurate counting for all hardware prefetch performance monitoring events.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

**AF33. Pending x87 FPU Exceptions (#MF) Following STI May Be Serviced before Higher Priority Interrupts**

**Problem:** Interrupts that are pending prior to the execution of the STI (Set Interrupt Flag) instruction are serviced immediately after the STI instruction is executed. Because of this erratum, if following STI, an instruction that triggers a #MF is executed while STPCLK#, Enhanced Intel SpeedStep® Technology transitions or Thermal Monitor 1 events occur, the pending #MF may be serviced before higher priority interrupts.

**Implication:** Software may observe #MF being serviced before higher priority interrupts.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

**AF34. CPU\_CLK\_UNHALTED Performance Monitoring Event (3CH) Counts Clocks when the Processor is in the C1/C2 Processor Power States**

**Problem:** The CPU\_CLK\_UNHALTED performance monitoring event should only count clocks when the processor is running. However, due to this erratum, CPU\_CLK\_UNHALTED performance monitoring event may count clocks when the cores have been halted in the C1/C2 processor power states. The count may be incorrect when the two cores are not in C1/C2 state simultaneously

**Implication:** The CPU\_CLK\_UNHALTED performance monitoring event may read a somewhat larger value than expected.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

### **AF35. The Processor May Report a #TS Instead of a #GP Fault**

**Problem:** A jump to a busy TSS (Task-State Segment) may cause a #TS (invalid TSS exception) instead of a #GP fault (general protection exception).

**Implication:** Operation systems that access a busy TSS may get invalid TSS fault instead of a #GP fault. Intel has not observed this erratum with any commercially available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

### **AF36. BTS Message May Be Lost When the STPCLK# Signal is Active**

**Problem:** STPCLK# is asserted to enable the processor to enter a low-power state (C2, C3, etc.). Under some circumstances, when STPCLK# becomes active, a pending BTS (Branch Trace Store) message may be either lost and not written or written with corrupted branch address to the Debug Store area.

**Implication:** BTS messages may be lost in the presence of STPCLK# assertions.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

### **AF37. Certain Performance Monitoring Counters Related to Bus, L2 Cache and Power Management are Inaccurate**

**Problem:** All Performance Monitoring Counters in the ranges 21H-3DH and 60H-7FH may have inaccurate results up to +/- 7.

**Implication:** There may be a small error in the affected counts.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

### **AF38. A Write to an APIC Register Sometimes May Appear to Have Not Occurred**

**Problem:** With respect to the retirement of instructions, stores to the uncacheable memory-based APIC register space are handled in a non-synchronized way. For example if an instruction that masks the interrupt flag, e.g. CLI, is executed soon after an uncacheable write to the Task Priority Register (TPR) that lowers the APIC priority, the interrupt masking operation may take effect before the actual priority has been lowered. This may cause interrupts whose priority is lower than the initial TPR, but higher than the final TPR, to not be serviced until the interrupt enabled flag is finally set, i.e. by STI instruction. Interrupts will remain pending and are not lost.

**Implication:** In this example the processor may allow interrupts to be accepted but may delay their service.

**Workaround:** This non-synchronization can be avoided by issuing an APIC register read after the APIC register write. This will force the store to the APIC register before any subsequent instructions are executed. No commercial operating system is known to be impacted by this erratum.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).



### **AF39. IO\_SMI Indication in SMRAM State Save Area May Be Set Incorrectly**

**Problem:** The IO\_SMI bit in SMRAM's location 7FA4H is set to "1" by the CPU to indicate a System Management Interrupt (SMI) occurred as the result of executing an instruction that reads from an I/O port. Due to this erratum, the IO\_SMI bit may be incorrectly set by:

- A non-I/O instruction
- SMI is pending while a lower priority event interrupts
- A REP I/O read
- An I/O read that redirects to MWAIT

**Implication:** SMM handlers may get false IO\_SMI indication.

**Workaround:** The SMM handler has to evaluate the saved context to determine if the SMI was triggered by an instruction that read from an I/O port. The SMM handler must not restart an I/O instruction if the platform has not been configured to generate a synchronous SMI for the recorded I/O port address.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

### **AF40. IO\_SMI Indication in SMRAM State Save Area May Be Lost**

**Problem:** The IO\_SMI bit in SMRAM's location 7FA4H is set to "1" by the CPU to indicate a System Management Interrupt (SMI) that occurred as the result of executing an instruction that read from an I/O port. Due to this erratum, the setting of the IO\_SMI bit may be lost. This may happen if following the instruction that read from an I/O port, there is an instruction with a memory operand that results in one of the following:

- Update of a Page Table Entry (PTE) Accessed (A) or Dirty (D) bits.
- Page Fault (#PF)
- A REP I/O read
- Unaligned Memory access where either address of the first or last byte of the access (ex: (Address1stByte AND NOT 0x3F) OR (AddressLastByte AND NOT 0x3F) ) is equal to the address in one of the Debug Address Registers (DR0-DR3) (ex. DRx AND NOT 0x3F ) as long as any address breakpoint is enabled through the Debug Control Register (DR7).

**Implication:** SMI handlers may not be able to identify the occurrence of I/O SMIs.

**Workaround:** It is possible for BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

### **AF41. Logical Processors May Not Detect Write-Back (WB) Memory Writes**

**Problem:** Multiprocessor systems may use polling of memory semaphores to synchronize software activity. Because of this erratum, if a logical processor is polling a WB memory location while it is being updated by another logical processor, the update may not be detected.

**Implication:** System may livelock due to polling loop and undetected semaphore change. Intel has not observed this erratum on commercially available systems.

**Workaround:** It is possible for BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF42. Last Exception Record (LER) MSRs May be Incorrectly Updated**

**Problem:** The LASTINTTOIP and LASTINTFROMIP MSRs (1DDH-1DEH) may contain incorrect values after the following events: masked SSE2 floating-point exception, StopClk, NMI and INT.

**Implication:** The value of the LER MSR may be incorrectly updated to point to a SIMD Floating-Point instruction even though no exception occurred on that instruction or to point to an instruction that was preceded by a StopClk interrupt or rarely not to be updated on Interrupts (NMI and INT).

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF43. At a 7:1 Core Frequency to Bus Clock Ratio, the Processor May Livelock when Sending an EOI to MSI Interrupt**

**Problem:** The CPU may encounter a livelock when sending EOI to MSI level interrupt due to multiple retry requests from MCH at 7:1 core frequency to bus clock ratio.

**Implication:** The system will enter a livelock condition (hang).

**Workaround:** None. The Dual-Core Intel® Xeon® processor LV will not support a 7:1 core frequency to bus clock ratio.

**Status:** For the affected steppings, see the [Summary Tables of Changes](#).

#### **AF44. SYSENTER/SYSEXIT Instructions Can Implicitly Load “Null Segment Selector” to SS and CS Registers**

**Problem:** According to the processor specification, attempting to load a null segment selector into the CS and SS segment registers should generate a General Protection Fault (#GP). Although loading a null segment selector to the other segment registers is allowed, the processor will generate an exception when the segment register holding a null selector is used to access memory. However, the SYSENTER instruction can implicitly load a null value to the SS segment selector. This can occur if the value in SYSENTER\_CS\_MSR is between FFF8h and FFFBh when the SYSENTER instruction is executed. This behavior is part of the SYSENTER/SYSEXIT instruction definition; the content of the SYSTEM\_CS\_MSR is always incremented by 8 before it is loaded into the SS. This operation will set the null bit in the segment selector if a null result is generated, but it does not generate a #GP on the SYSENTER instruction itself. An exception will be generated as expected when the SS register is used to access memory, however. The SYSEXIT instruction will also exhibit this behavior for both CS and SS when executed with the value in SYSENTER\_CS\_MSR between FFF0h and FFF3h, or between FFE8h and FFEbh, inclusive.

**Implication:** These instructions are intended for operating system use. If this erratum occurs (and the OS does not ensure that the processor never has a null segment selector in the SS or CS segment registers), the processor’s behavior may become unpredictable, possibly resulting in system failure.

**Workaround:** Do not initialize the SYSTEM\_CS\_MSR with the values between FFF8h and FFFBh, FFF0h and FFF3h, or FFE8h and FFEbh before executing SYSENTER or SYSEXIT.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF45. Simultaneous Access to the Same Page Translation Entries by Both Cores May Lead to Unexpected Processor Behavior**

**Problem:** When the following conditions occur simultaneously, this may create a rare internal condition which may lead to unexpected processor behavior.

- One core is updating a page table entry, including the processor setting the Accessed and/or Dirty bits in the PTE as the result of an access
- The other core is using the same translation entry

**Implication:** Unpredictable behavior in the processor may lead to livelock and shutdown. Intel has not observed this erratum with any commercially available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF46. Writing the Local Vector Table (LVT) when an Interrupt is Pending May Cause an Unexpected Interrupt**

**Problem:** If a local interrupt is pending when the LVT entry is written, an interrupt may be taken on the new interrupt vector even if the mask bit is set.

**Implication:** An interrupt may immediately be generated with the new vector when a LVT entry is written, even if the new LVT entry has the mask bit set. If there is no Interrupt Service Routine (ISR) set up for that vector the system will GP fault. If the ISR does not do an End of Interrupt (EOI) the bit for the vector will be left set in the in-service register and mask all interrupts at the same or lower priority.

**Workaround:** Any vector programmed into an LVT entry must have an ISR associated with it, even if that vector was programmed as masked. This ISR routine must do an EOI to clear any unexpected interrupts that may occur. The ISR associated with the spurious vector does not generate an EOI, therefore the spurious vector should not be used when writing the LVT.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF47. Using 2M/4M Pages When A20M# Is Asserted May Result in Incorrect Address Translations**

**Problem:** An external A20M# pin if enabled forces address bit 20 to be masked (forced to zero) to emulate real-address mode address wraparound at 1 megabyte. However, if all of the following conditions are met, address bit 20 may not be masked.

- paging is enabled
- a linear address has bit 20 set
- the address references a large page
- A20M# is enabled

**Implication:** When A20M# is enabled and an address references a large page the resulting translated physical address may be incorrect. This erratum has not been observed with any commercially available operating system.

**Workaround:** Operating systems should not allow A20M# to be enabled if the masking of address bit 20 could be applied to an address that references a large page. A20M# is normally only used with the first megabyte of memory.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF48. Counter Enable bit [22] of IA32\_CR\_PerfEvtSel0 and IA32\_CR\_PerfEvtSel1 Do Not Comply with PerfMon (Architectural Performance Monitoring) Specification**

**Problem:** According to the Architectural Performance Monitoring specification the two PerfMon counters can be disabled/enabled through the corresponding Counter Enable bit [22] of IA32\_CR\_PerfEvtSel0/1. Due to this erratum the following occurs:

1. bit [22] of IA32\_CR\_PerfEvtSel0 enables/disables both counters
2. bit [22] of IA32\_CR\_PerfEvtSel1 doesn't function

**Implication:** Software cannot enable/disable only one of the two PerfMon counters through the corresponding Counter Enable bit [22] of IA32\_CR\_PerfEvtSel0/1.

**Workaround:** Software should enable/disable both PerfMon counters together through Counter Enable bit [22] of IA32\_CR\_PerfEvtSel0 only. Alternatively, Software can effectively disable any one of the counters by clearing both Krrl and App bits [17:16] in the corresponding IA32\_CR\_PerfEvtSel0/1.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#)

#### **AF49. Premature Execution of a Load Operation Prior to Exception Handler Invocation**

**Problem:** If any of the below circumstances occur it is possible that the load portion of the instruction will have executed before the exception handler is entered.

- 1) If an instruction that performs a memory load causes a code segment limit violation
- 2) If a waiting floating-point instruction or MMX instruction that performs a memory load has a floating-point exception pending
- 3) If an MMX or SSE instruction that performs a memory load and has either CR0.EM=1 (Emulation bit set), or a floating-point Top-of-Stack (FP TOS) not equal to 0, or a DNA exception pending

**Implication:** In normal code execution where the target of the load operation is to write back memory there is no impact from the load being prematurely executed, nor from the restart and subsequent re-execution of that instruction by the exception handler. If the target of the load is to uncached memory that has a system side-effect, restarting the instruction may cause unexpected system behavior due to the repetition of the side-effect.

**Workaround:** Code which performs loads from memory that has side-effects can effectively workaround this behavior by using simple integer-based load instructions when accessing side-effect memory and by ensuring that all code is written such that a code segment limit violation cannot occur as a part of reading from side-effect memory.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#)

#### **AF50. Performance Monitoring Events for Retired Instructions (C0H) May Not Be Accurate**

**Problem:** The INST\_RETIRE performance monitor may miscount retired instructions as follows:

- Repeat string and repeat I/O operations are not counted when a hardware interrupt is received during or after the last iteration of the repeat flow.



- VMLAUNCH and VMRESUME instructions are not counted.
- HLT and MWAIT instructions are not counted. The following instructions, if executed during HLT or MWAIT events, are also not counted:
  - a) RSM from a C-state SMI during an MWAIT instruction.
  - b) RSM from an SMI during a HLT instruction.

**Implication:** There may be a smaller than expected value in the INST\_RETIRED performance monitoring counter. The extent to which this value is smaller than expected is determined by the frequency of the above cases.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#)

#### **AF51. #GP Fault is NOT Generated on Writing IA32\_MISC\_ENABLE [34] When Execute Disable (XD) is Not Supported**

**Problem:** A #GP fault is not generated on writing to IA32\_MISC\_ENABLE [34] bit in a processor which does not support Execute Disable (XD) functionality.

**Implication:** Writing to IA32\_MISC\_ENABLE [34] bit is silently ignored without generating a fault.

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF52. Update of Read/Write (R/W) or User/Supervisor (U/S) bits without TLB Shutdown May Cause Unexpected Processor Behavior**

**Problem:** Updating a page table entry by changing the R/W and/or U/S bits without TLB shutdown may lead to unexpected processor behavior.

**Implication:** This erratum may lead to livelock or shutdown. Intel has not observed this erratum on any commercially available systems.

**Workaround:** Perform TLB shutdown when changing the R/W or U/S page table entry bits.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).

#### **AF53. SSE/SSE2 Streaming Store Resulting in a Self-Modifying Code (SMC) Event May Cause Unexpected Behavior**

**Problem:** An SSE or SSE2 streaming store that results in a Self-Modifying Code (SMC) event may cause unexpected behavior. The SMC event occurs on a full address match of code contained in L1 cache.

**Implication:** Due to this erratum, any of the following events may occur:

1. A data access break point may be incorrectly reported on the instruction pointer (IP) just before the store instruction.
2. A non-cacheable store can appear twice on the external bus (the first time it will write only 8 bytes, the second time it will write the entire 16 bytes).

Intel has not observed this erratum with any commercially available software

**Workaround:** None identified.

**Status:** For the steppings affected, see the [Summary Tables of Changes](#).



## ***Specification Changes***

---

There are no specification changes in this specification update revision.

**Note:** All specification changes will be incorporated into a future version of the appropriate Dual-Core Intel® Xeon® LV processor documentation.

§

## ***Specification Clarifications***

---

There are no specification clarifications in this specification update revision

**Note:** All specification clarifications will be incorporated into a future version of the appropriate Dual-Core Intel® Xeon® processor LV documentation.

§





## Documentation Changes

---

There are no documentation changes in this specification update revision.

**Note:** All document changes will be incorporated into a future version of the Dual-Core Intel® Xeon® processor LVdocumentation.

**Note:** Documentation changes for IA-32 Intel® Architecture Software Developer's Manual volumes 1, 2A, 2B, 3A, 3B will be posted in a separate document named *IA-32 Intel® Architecture and Intel® Extended Memory 64 Technology Software Developer's Manual Documentation Changes*. Follow the link below to become familiar with this file.

<http://developer.intel.com/design/pentium4/specupdt/252046.htm>